MICROPROCESSORS AND MICROSYSTEMS

Volume Indices 28 (2004)

Issue 1 pp 1–46
Issue 2 pp 47–94
Issue 3 pp 95–146
Issue 4 pp 147–191
Issues 5–6 pp 193–350
Issue 7 pp 351–399
Issue 8 pp 401–475
Issue 9 pp 477–518
Issue 10 pp 519–594

Article index

Number 1

A time-triggered transducer network based on an enhanced IEEE 1451 model
P. Doyle, D. Heffernan, D. Duma 1

REFLIX: a processor core with native support for control-dominated embedded applications
Z. Salcic, P. Roop, M. Biglari-Abhari, A. Bigdeli 13

Programming Windows NT device drivers to operate non-interrupting embedded devices
T. Karin, S. Weiss 27

A carrier peak synchronous direct digital demodulation technique and its FPGA implementation
K. Banerjee, B. Dam, K. Majumdar, R. Banerjee, D. Patranabis 37

Number 2

Multimedia synchronization based on aspect oriented programming
A. Furfaro, L. Nigro, F. Pupo 47

DRAM performance as a function of its structure and memory stream locality
J. Alakarhu, J. Niittylahti 57

Formula-based abstractions and symbolic execution for model checking programs
A. Santone, G. Vaglini 69

Template-based automatic data flow code generation for mediaprocessors
M. S. Grow, D. Kim, Y. Kim 77

Main sequences genetic scheduling for multiprocessor systems using task duplication
W. Yao, J. You, B. Li 85

Number 3

Dynamic and selective low power data TLB system
J.-H. Lee, G.-H. Park, S.-D. Kim 95

A parallel implementation of exact Euclidean distance transform based on exact dilations
O. M. Bruno, L. da Fontoura Costa 107

A VHDL–Forth Core for FPGAs
R. E. Haskell, D. M. Hanna 115

Reconfigurable co-processor for Kanerva's sparse distributed memory
M. T. P. Silva, A. P. Braga, W. S. Lacerda 127

Clock synchronisation on multiple TTCAN network channels
C. Ryan, D. Heffernan, G. Leen 135

Number 4

Embedding a superscalar processor onto a chip multiprocessor
C.-C. Wu 147

Digital lock in amplifier: study, design and development with a digital signal processor
J. Gaspar, S. F. Chen, A. Gordillo, M. Hepp, P. Ferreyra, C. Marqués 157

The AIDA toolset for design and implementation analysis of distributed real-time control systems
O. Redell, J. El-khoury, M. Törngren 163

Exploring the design-space for FPGA-based implementation of RSA
A. Cilardo, A. Mazzeo, L. Romano, G. P. Saggese 183

Number 5

Editorial
M. A. Vega-Rodriguez, J. M. Sanchez-Perez, J. A. Gomez-Pulido 193

FPGA-based implementation of recursive algorithms
V. Sklyarov 197

Case study of a functional genomics application for an FPGA-based coprocessor
T. Van Court, M. C. Herbordt, R. J. Barton 213

An FPGA-based queue management system for high speed networking devices
A. Nikologiannis, I. Papaefstathiou, G. Kornaros, C. Kachris 223

FPGA implementation and experimental evaluation of a multizone network cache
P. Berube, M. MacGregor, J. N. Amaral 237

An FPGA implementation of a GF(p) ALU for encryption processors
A. Daly, W. Marnane, T. Kerins, E. Popovici 253

FPGA implementation of parametric loudspeaker system
F. A. Karnapi, W. S. Gan, Y. K. Chong 261

A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems
L. M. Reyneri 273

A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs
J. Resano, D. Verkest, D. Mozos, S. Vernalde, F. Catthoor 291

Codesign methodology for computer vision applications
J. Albaladejo, D. de Andrés, L. Lemus, J. Salvi 303

FPGA-based fault injection into switch-level models
A. Ejlali, S. Ghassem Miremadi 317

A fast parallel implementation of elliptic curve point multiplication over GF(2^m)
F. Rodríguez-Henríquez, N. A. Saqib, A. Díaz-Pérez 329

Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture
Y.-S. Kwon, C.-M. Kyung 341

PII: S0141-9331(04)00137-1

Number 7

A simple scheme for PSK demodulation
P. Balasubramanian, P. M. Aravindakshan, K. Parameswaran, V. K. Agrawal 351
A novel algorithm for weighted average voting used in fault tolerant computing systems
G. R. Latif-Shabgahi 357
A methodology for reconfigurable hardware design based upon evolutionary computation
F. Fernández, J. I. Hidalgo, J. Lanchares, J. M. Sánchez 363
A cache block reuse prediction scheme
J. Jalminger, P. Stenström 373
SPEED: Stand-alone programmable ethernet enabled devices
O. Elkeelany, G. Chaudhry 387

Number 8

Editorial
J. Dattagupta, N. Das 401
Malguki: an RSSI based ad hoc location algorithm
J. Arias, A. Zuloaga, J. Lázaro, J. Andreu, A. Astarloa 403
A real-time heuristic search technique for fixed channel allocation (FCA) in mobile cellular communications
S. Mandal, D. Saha, A. Mahanti 411
Dynamic multi-channel assignment using network flows in wireless data networks
S. K. Das, O. Koyuncu 417
Distributed routing schemes for ad hoc networks using *d*-SPR sets
S. Dhar, M. Q. Rieck, S. Pai, E. J. Kim 427
Loop detection in MPLS for wireless sensor networks
V. Jolly, N. Kimura, S. Latifi, P. K. Srimani 439
A review of medium access protocols for mobile ad hoc networks with transmission power control
L. M. Patnaik, S. H. R. Naqvi 447
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information
Y.-C. Tseng, T.-Y. Hsieh 457
Energy equivalence routing in wireless sensor networks
W. Ding, S. S. Iyengar, R. Kannan, W. Rummler 467

Number 9

Multicast performance modeling and evaluation for high-speed unidirectional torus networks
S. Oral, A. D. George 477
Control of a mobile robot using generalized dynamic fuzzy neural networks
M. J. Er, T. P. Tan, S. Y. Loh 491
Scalable ATM network interface design using parallel RISC processors architecture
A. Elkateeb, P. Richardson, A. Shaout, A. Hussain, M. Elbeshti 499
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices
R. J. Colom-Palero, R. Gadea-Girones, F. J. Ballester-Merelo M. Martínez-Peiro 509

Number 10

Editorial
S. Liu 519
Mitigation of DoS attacks through QoS regulation
A. Garg, A. L. Narasimha Reddy 521
Defend mobile agent against malicious hosts in migration itineraries
Y. C. Jiang, Z. Y. Xia, Y. P. Zhong, S. Y. Zhang 531
A security framework for protecting traffic between collaborative domains
Y. Dong, C. Choi, Z.-L. Zhang 547
Design-space exploration of the most widely used cryptography algorithms
I. Papaefstathiou, V. Papaefstathiou, C. Sotiriou 561
High speed architectures for Leviathan: a binary tree based stream cipher
D. Sonecha, B. Yang, R. Karri, D. A. McGrew 573
Energy cost analysis of IPSec on handheld devices
P. Ni, Z. Li 585

Author Index

Agrawal, V. K. 351
Alakarhu, J. 57
Albaladejo, J. 303
Amaral, J. N. 237
Andreu, J. 403
Aravindakshan, P. M. 351
Arias, J. 403
Astarloa, A. 403

Balasubramanian, P. 351
Ballester-Merelo, F. J. 509
Banerjee, R. 37
Barton, R. J. 213
Berube, P. 237
Bigdeli, A. 13
Biglari-Abhari, M. 13
Braga, A. P. 127
Bruno, O. M. 107

Catthoor, F. 291
Chaudhry, G. 387
Chen, S. F. 157
Choi, C. 547
Chong, Y. K. 261
Cilardo, A. 183
Colom-Palero, R. J. 509

da Fontoura Costa, L. 107
Daly, A. 253
Dam, B. 37
Das, N. 401
Das, S. K. 417
Dattagupta, J. 401
de Andrés, D. 303
Dhar, S. 427
Díaz-Pérez, A. 329
Ding, W. 467
Dong, Y. 547
Doyle, P. 1
Duma, D. 1

Ejlali, A. 317
Elbeshti, M. 499
Elkateeb, A. 499
Elkeelany, O. 387
El-khoury, J. 163
Er, M. J. 491

Fernández, F. 363
Ferreyra, P. 157
Furfaro, A. 47

Gadea-Girones, R. 509
Gan, W. S. 261
Garg, A. 521
Gaspar, J. 157
George, A. D. 477
Gomez-Pulido, J. A. 193
Gordillo, A. 157
Grow, M. S. 77

Hanna, D. M. 115
Haskell, R. E. 115
Heffernan, D. 1, 135
Hepp, M. 157
Herbordt, M. C. 213
Hidalgo, J. I. 363
Hsieh, T.-Y. 457
Hussain, A. 499

Iyengar, S. S. 467

Jalminger, J. 373
Jiang, Y. C. 531
Jolly, V. 439

Kachris, C. 223
Kannan, R. 467
Karin, T. 27
Karnapi, F. A. 261
Karri, R. 573
Kerins, T. 253
Kim, D. 77
Kim, E. J. 427
Kim, S.-D. 95
Kim, Y. 77
Kimura, N. 439
Kornaros, G. 223
Koyuncu, O. 417
Kwon, Y.-S. 341
Kyung, C-M. 341

Lázaro, J. 403
Lacerda, W. S. 127
Lanchares, J. 363
Latifi, S. 439
Latif-Shabgahi, G. R. 357
Lee, J. H. 95

Leen, G. 135
Lemus, L. 303
Li, B. 85
Li, Z. 585
Liu, S. 519
Loh, S. Y. 491

MacGregor, M. 237
Mahanti, A. 411
Majumdar, K. 37
Mandal, S. 411
Marnane, W. 253
Marqués, C. 157
Martínez-Peiro, M. 509
Mazzeo, A. 183
McGrew, D. A. 573
Miremadi, S. G. 317
Mozos, D. 291

Naqvi, S. H. R. 447
Ni, P. 585
Nigro, L. 47
Niittylahti, J. 57
Nikologiannis, A. 223

Oral, S. 477

Pai, S. 427
Papaefstathiou, I. 223, 561
Papaefstathiou, V. 561
Parameswaran, K. 351
Park, G.-H. 95
Patnaik, L. M. 447
Patranabis, D. 37
Popovici, E. 253
Pupo, F. 47

Reddy, A. L. N. 521
Redell, O. 163
Resano, J. 291
Reyneri, L. M. 273
Richardson, P. 499
Rieck, M. Q. 427
Rodríguez-Henríquez, F. 329
Romano, L. 183
Roop, P. 13
Rummler, W. 467
Ryan, C. 135

Saggese, G. P. 183
Saha, D. 411
Salcic, Z. 13
Salvi, J. 303
Sánchez, J. M. 363
Sanchez-Perez, J. M. 193
Santone, A. 69
Saqib, N. A. 329
Shaout, A. 499
Silva, M. T. P. 127
Sklyarov, V. 197
Sonecha, D. 573
Sotiriou, C. 561
Srimani, P. K. 439
Stenström, P. 373

Tan, T. P. 491
Törngren, M. 163
Tseng, Y.-C. 457

Vaglini, G. 69
Van Court, T. 213
Vega-Rodriguez, M. A. 193
Verkest, D. 291
Vernalde, S. 291

Weiss, S. 27
Wu, C.-C. 147

Xia, Z. Y. 531

Yang, B. 573
Yao, W. 85
You, J. 85

Zhang, S. Y. 531
Zhang, Z.-L. 547
Zhong, Y. P. 531
Zuloaga, A. 403

Keyword Index

Ad hoc networks
A review of medium access protocols for mobile ad hoc networks with transmission power control 447
Ad hoc wireless networks
Distributed routing schemes for ad hoc networks using d-SPR sets 427
Adaptation layer 3/4 and 5
Scalable ATM network interface design using parallel RISC processors architecture 499
AES
Design-space exploration of the most widely used cryptography algorithms 561
Agent fault-tolerance
Defend mobile agent against malicious hosts in migration itineraries 531
Agent integrity verification
Defend mobile agent against malicious hosts in migration itineraries 531
Analog cosimulation
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273
Analytical modeling
Multicast performance modeling and evaluation for high-speed unidirectional torus networks 477
Arithmetic
An FPGA implementation of a GF(p) ALU for encryption processors 253
AspectJ
Multimedia synchronization based on aspect oriented programming 47
Aspect oriented programming
Multimedia synchronization based on aspect oriented programming 47
Associative memory
Reconfigurable co-processor for Kanerva's sparse distributed memory 127
Asynchronous circuits
Design-space exploration of the most widely used cryptography algorithms 561
ATM network interface
Scalable ATM network interface design using parallel RISC processors architecture 499
Automatic code generation
Template-based automatic data flow code generation for mediaprocessors 77

Benchmarking
Multicast performance modeling and evaluation for high-speed unidirectional torus networks 477
Binary tree
FPGA-based implementation of recursive algorithms 197
High speed architectures for Leviathan: a binary tree based stream cipher 573
Bioinformatics
Case study of a functional genomics application for an FPGA-based coprocessor 213

Cache
FPGA implementation and experimental evaluation of a multizone network cache 237
Cache block reuse
A cache block reuse prediction scheme 373
π-calculus
Defend mobile agent against malicious hosts in migration itineraries 531
Chip multiprocessor
Embedding a superscalar processor onto a chip multiprocessor 147
Codesign methodology
Codesign methodology for computer vision applications 303
Common rail test bench
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273
Compact genetic algorithm
A methodology for reconfigurable hardware design based upon evolutionary computation 363
Computational coprocessor
Case study of a functional genomics application for an FPGA-based coprocessor 213
Configurable logic blocks
A methodology for reconfigurable hardware design based upon evolutionary computation 363
Cryptography
An FPGA implementation of a GF(p) ALU for encryption processors 253
High speed architectures for Leviathan: a binary tree based stream cipher 573
Cycle-accurate performance evaluation
Scalable ATM network interface design using parallel RISC processors architecture 499

Data compression
FPGA-based implementation of recursive algorithms 197
Data flow
Template-based automatic data flow code generation for mediaprocessors 77
DES
Design-space exploration of the most widely used cryptography algorithms 561
Device drivers
Programming Windows NT device drivers to operate non-interrupting embedded devices 27
Digital bit
A simple scheme for PSK demodulation 351

Digital signal processing
Digital lock in amplifier: study, design and development with a digital signal processor 157
Digital synchronous demodulation
A carrier peak synchronous direct digital demodulation technique and its FPGA implementation 37
Direct memory access
Template-based automatic data flow code generation for mediaprocessors 77
Directed diffusion
Energy equivalence routing in wireless sensor networks 467
Discrete phase locked loop
Digital lock in amplifier: study, design and development with a digital signal processor 157
Distributed system
A parallel implementation of exact Euclidean distance transform based on exact dilations 107
Dominating set
Distributed routing schemes for ad hoc networks using d-SPR sets 427
DoS
Mitigation of DoS attacks through QoS regulation 521
DPM
Loop detection in MPLS for wireless sensor networks 439
DRAM
DRAM performance as a function of its structure and memory stream locality 57
Dynamic channel assignment
Dynamic multi-channel assignment using network flows in wireless data networks 417

Elliptic curve
An FPGA implementation of a GF(p) ALU for encryption processors 253
Elliptic curve cryptography
A fast parallel implementation of elliptic curve point multiplication over GF(2^m) 1
Elliptic curve cryptosystems
An FPGA implementation of a GF(p) ALU for encryption processors 253
Embedded devices
Programming Windows NT device drivers to operate non-interrupting embedded devices 27
Embedded systems
REFLIX: a processor core with native support for control-dominated embedded applications 13
An FPGA-based queue management system for high speed networking devices 223
Encryption
High speed architectures for Leviathan: a binary tree based stream cipher 573
Energy conservation
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Energy equivalence routing
Energy equivalence routing in wireless sensor networks 467
Euclidean distance transform
A parallel implementation of exact Euclidean distance transform based on exact dilations 107

Fault tolerance
Codesign methodology for computer vision applications 303
Fault-tolerant
Clock synchronisation on multiple TTCAN network channels 135
Field-programmable gate arrays
Exploring the design-space for FPGA-based implementation of RSA 183
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture 341
Field programmable gate array implementation
FPGA implementation of parametric loudspeaker system 261
Field programmable gate arrays
Codesign methodology for computer vision applications 303
A methodology for reconfigurable hardware design based upon evolutionary computation 363
Filtering mechanism
Dynamic and selective low power data TLB system 95
Finite field arithmetic
A fast parallel implementation of elliptic curve point multiplication over GF(2^m) 329
Flow network
Dynamic multi-channel assignment using network flows in wireless data networks 417
Formula-based abstractions
Formula-based abstractions and symbolic execution for model checking programs 69
Forth core
A VHDL–Forth Core for FPGAs 115
FPGA
REFLIX: a processor core with native support for control-dominated embedded applications 13
A VHDL–Forth Core for FPGAs 115
An FPGA-based queue management system for high speed networking devices 223
A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs 291
FPGA-based fault injection into switch-level models 317
High speed architectures for Leviathan: a binary tree based stream cipher 573
FPGAs
Reconfigurable co-processor for Kanerva's sparse distributed memory 127
FPGA application
Case study of a functional genomics application for an FPGA-based coprocessor 213
FPGA implementation
A carrier peak synchronous direct digital demodulation technique and its FPGA implementation 37
FPGA prototype
FPGA implementation and experimental evaluation of a multizone network cache 237

Gate-level modeling
FPGA-based fault injection into switch-level models 317
Generalized dynamic fuzzy neural networks
Control of a mobile robot using generalized dynamic fuzzy neural networks 491
Genetic algorithms
Main sequences genetic scheduling for multiprocessor systems using task duplication 85
Genetic programming
A methodology for reconfigurable hardware design based upon evolutionary computation 363
GF(p)
An FPGA implementation of a GF(p) ALU for encryption processors 253

Handheld devices
Energy cost analysis of IPSec on handheld devices 585
Hardware description language
SPEED: Stand-alone programmable ethernet enabled devices 387
Hierarchical finite state machines
FPGA-based implementation of recursive algorithms 197
High-level languages
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273
HW/SW codesign
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273

IEEE1451
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Image processing
A parallel implementation of exact Euclidean distance transform based on exact dilations 107
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices 509
Implementation
The AIDA toolset for design and implementation analysis of distributed real-time control systems 163
Instruction-level parallelism
Embedding a superscalar processor onto a chip multiprocessor 147
Interconnection architecture
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture 341
Internet application/service
A security framework for protecting traffic between collaborative domains 547
Interrupts
Programming Windows NT device drivers to operate non-interrupting embedded devices 27
IP routing
FPGA implementation and experimental evaluation of a multizone network cache 237

Java
Multimedia synchronization based on aspect oriented programming 47

Karatsuba–Ofman multipliers
A fast parallel implementation of elliptic curve point multiplication over GF(2^m) 329

Leviathan
High speed architectures for leviathan: a binary tree based stream cipher 573

Linux
Mitigation of DoS attacks through QoS regulation 521
Locality
DRAM performance as a function of its structure and memory stream locality 521
Location awareness
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Lock in amplifier
Digital lock in amplifier: study, design and development with a digital signal processor 157
Loop detection
Loop detection in MPLS for wireless sensor networks 439
Low power computing
Energy cost analysis of IPSec on handheld devices 585
Low power consumption
Dynamic and selective low power data TLB system 95
Low power design
SPEED: Stand-alone programmable ethernet enabled devices 387

MAP
Template-based automatic data flow code generation for mediaprocessors 77
Measuring locality
DRAM performance as a function of its structure and memory stream locality 57
Media access
A review of medium access protocols for mobile ad hoc networks with transmission power control 447
Memory management
An FPGA-based queue management system for high speed networking devices 411
Memory system design
DRAM performance as a function of its structure and memory stream locality 57
Meta-heuristics
A real-time heuristic search technique for fixed channel allocation (FCA) in mobile cellular communications 223
Microarray data analysis
Case study of a functional genomics application for an FPGA-based coprocessor 213
Mobile ad hoc network (MANET)
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Mobile communication
A real-time heuristic search technique for fixed channel allocation (FCA) in mobile cellular communications 411
Mobile computing
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Mobile robot control
Control of a mobile robot using generalized dynamic fuzzy neural networks 491
Model checking
Formula-based abstractions and symbolic execution for model checking programs 69
Montgomery multiplication
Exploring the design-space for FPGA-based implementation of RSA 183
Multicast communication
Multicast performance modeling and evaluation for high-speed unidirectional torus networks 477
Multimedia synchronization
Multimedia synchronization based on aspect oriented programming 47
Multiprocessor scheduling
Main sequences genetic scheduling for multiprocessor systems using task duplication 85
Multi-protocol label switching
Loop detection in MPLS for wireless sensor networks 439
Multithreaded architecture
Embedding a superscalar processor onto a chip multiprocessor 147

Neighbor switching
Energy equivalence routing in wireless sensor networks 467
Network processors
An FPGA-based queue management system for high speed networking devices 223
Network ready devices
SPEED: Stand-alone programmable ethernet enabled devices 387
Network security
A security framework for protecting traffic between collaborative domains 547
Networks
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Mitigation of DoS attacks through QoS regulation 521
Neural networks
Reconfigurable co-processor for Kanerva's sparse distributed memory 127
Novel algorithm
A novel algorithm for weighted average voting used in fault tolerant computing systems 357

Parallel
High speed architectures for Leviathan: a binary tree based stream cipher 573
Parallel algorithms
A parallel implementation of exact Euclidean distance transform based on exact dilations 107
Parallel processing
Main sequences genetic scheduling for multiprocessor systems using task duplication 85
Parametric loudspeaker
FPGA implementation of parametric loudspeaker system 261
Partial reconfiguration
A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs 291
Path rerouting
Energy equivalence routing in wireless sensor networks 467
Performance
A simple scheme for PSK demodulation 351
Performance evaluation
Dynamic and selective low power data TLB system 95
A cache block reuse prediction scheme 373
Phase locked loop
Digital lock in amplifier: study, design and development with a digital signal processor 157
Phase shift keying
A simple scheme for PSK demodulation 351
Pipeline
High speed architectures for Leviathan: a binary tree based stream cipher 573
Power aware protocols
Loop detection in MPLS for wireless sensor networks 439
Power saving
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Problem of malicious hosts
Defend mobile agent against malicious hosts in migration itineraries 531
Processor core
REFLIX: a processor core with native support for control-dominated embedded applications 13
Programmable logic device
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices 509

Quadrature carrier generation
A carrier peak synchronous direct digital demodulation technique and its FPGA implementation 37

Railway-interlocking systems
A novel algorithm for weighted average voting used in fault tolerant computing systems 357
Rapid prototyping
A VHDL–Forth Core for FPGAs 115
Reactive systems
REFLIX: a processor core with native support for control-dominated embedded applications 13
Real-time
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Real-time system
The AIDA toolset for design and implementation analysis of distributed real-time control systems 163
Reconfigurable computing
Exploring the design-space for FPGA-based implementation of RSA 183
Reconfigurable hardware
A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs 291
Recursive algorithms
FPGA-based implementation of recursive algorithms 197

Redundant network channels
Clock synchronisation on multiple TTCAN network channels 135
Replacement policy
FPGA implementation and experimental evaluation of a multizone network cache 237
Resource allocation
A real-time heuristic search technique for fixed channel allocation (FCA) in mobile cellular communications 411
Reuse prediction
A cache block reuse prediction scheme 373
Review
A review of medium access protocols for mobile ad hoc networks with transmission power control 447
RISC architecture
Scalable ATM network interface design using parallel RISC processors architecture 499
Rivest–Shamir–Adleman cryptosystem
Exploring the design-space for FPGA-based implementation of RSA 183
Routing algorithm
Distributed routing schemes for ad hoc networks using d-SPR sets 427
Robust algorithms
Malguki: an RSSI based ad hoc location algorithm 403
RSSI location
Malguki: an RSSI based ad hoc location algorithm 403
RTP/RCTP
Multimedia synchronization based on aspect oriented programming 47

Scalable coherent interface
Multicast performance modeling and evaluation for high-speed unidirectional torus networks 477
Scheduling
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture 341
Security protocols
Design-space exploration of the most widely used cryptography algorithms 561
Energy cost analysis of IPSec on handheld devices 585
Sensor networks
Loop detection in MPLS for wireless sensor networks 439
Service availability
A security framework for protecting traffic between collaborative domains 547
Set covering problem
Distributed routing schemes for ad hoc networks using d-SPR sets 427
Shortest path routing
Distributed routing schemes for ad hoc networks using d-SPR sets 427
Signal processing
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices 509
Signal processing application
FPGA implementation of parametric loudspeaker system 261
Simulation
SPEED: Stand-alone programmable ethernet enabled devices 387
Simulink HW compilation
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273
Soft threshold
A novel algorithm for weighted average voting used in fault tolerant computing systems 357
Software systems
Formula-based abstractions and symbolic execution for model checking programs 69
Solving partial differential equations
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273
Sorting
FPGA-based implementation of recursive algorithms 197
Specification
The AIDA toolset for design and implementation analysis of distributed real-time control systems 163
Speculative execution
Embedding a superscalar processor onto a chip multiprocessor 147
Speed-up
FPGA-based fault injection into switch-level models 317
Spi-calculus
Defend mobile agent against malicious hosts in migration itineraries 531
SPM
Loop detection in MPLS for wireless sensor networks 439
Stack-based microprocessor
A VHDL–Forth Core for FPGAs 115
Steiner system
Case study of a functional genomics application for an FPGA-based coprocessor 213
Stream cipher
High speed architectures for Leviathan: a binary tree based stream cipher 573
Structure learning
Control of a mobile robot using generalized dynamic fuzzy neural networks 491
Superscalar processor
Embedding a superscalar processor onto a chip multiprocessor 147
Switch-level modeling
FPGA-based fault injection into switch-level models 317
Synthesis
SPEED: Stand-alone programmable ethernet enabled devices 387

Task duplication
Main sequences genetic scheduling for multiprocessor systems using task duplication 85
Task scheduling
A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs 291
Temporal logic
Formula-based abstractions and symbolic execution for model checking programs 69
Time-multiplexing
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture 341
Time-triggered
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Time-triggered controller area network
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Clock synchronisation on multiple TTCAN network channels 135
TMS320C64x
Template-based automatic data flow code generation for mediaprocessors 77
Torus networks
Multicast performance modeling and evaluation for high-speed unidirectional torus networks 477
Transducers
A time-triggered transducer network based on an enhanced IEEE 1451 model 1
Translation lookaside buffer
Dynamic and selective low power data TLB system 95
Transmission power control
A review of medium access protocols for mobile ad hoc networks with transmission power control 447

UMTS spreader
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems 273

VHDL
A VHDL–Forth Core for FPGAs 115
High speed architectures for Leviathan: a binary tree based stream cipher 573
VHDL simulator
Scalable ATM network interface design using parallel RISC processors architecture 499
VLSI design
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices 509

Windows NT
Programming Windows NT device drivers to operate non-interrupting embedded devices 27
Wireless LAN
Energy cost analysis of IPSec on handheld devices 585
Wireless network
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information 457
Wireless Sensor Networks
Malguki: an RSSI based ad hoc location algorithm 403